[INSTRM-776] Rephrase FPGA 18->16 bit modes Created: 08/Mar/19  Updated: 29/Jul/20  Resolved: 29/Jul/20

Status: Won't Fix
Project: Instrument control development
Component/s: None
Affects Version/s: None
Fix Version/s: None

Type: Task Priority: Minor
Reporter: cloomis Assignee: Unassigned
Resolution: Won't Fix Votes: 0
Labels: None
Remaining Estimate: Not Specified
Time Spent: Not Specified
Original Estimate: Not Specified

Story Points: 1

 Description   

The ADC generates 18-bit pixels and the FPGA selects 16 of those. With the new ADC we have removed the old 16-bit mode and added a mode to select the bottom 16-bits of the pixel. This works, but the names of the variables, etc. are now completely wrong and quite confusing. This is on the FPGA code, the PCI register bit definition, and the calling C code.

Really not hard, but should be in own ticket. Marking as Minor since it is currently functional.



 Comments   
Comment by cloomis [ 29/Jul/20 ]

Mostly done in INSTRM-1043. Did not touch the FPGA code, but made the Unix-side clean enough to call this done.

Generated at Sat Feb 10 16:28:32 JST 2024 using Jira 8.3.4#803005-sha1:1f96e09b3c60279a408a2ae47be3c745f571388b.