Add mechanism to read back current clock state, or remember the final one.

The clocking engine in the FPGA was designed to wipe or readout the CCD, and there is no mechanism to read the current clocking state back.

We could remember the last mask sent, and clear that on reset.