Bail out of stalled reads more quickly

Readouts from the FPGA essentially never fail out: the intent was to survive failures and at least readout something. Still the right approach for occasional glitches, but terrible if the reads are completely stalled, as they just were for LAM b2 due to an external clock problem.

Arrange to give up after "trying hard".